VERSO DAQ & VMM Calibration

Daniel Joseph Antrim daniel.joseph.antrim@cern.ch

> NSW Electronix Weekly Friday October 6th 2017



UNIVERSITY of CALIFORNIA





- VERSO Overview
- Calibration Overview
 - Procedures



• VERSO

- VMM Ethernet Readout SOftware
- Central DAQ software for:
 - Configuring VMM-based front-end boards
 - VMM2 and VMM3 in continuos or L0-trigger mode
 - Arbitrary # of front-end boards
 - (Fast) buffered, UDP based readout and event building
 - Calibration
 - Calibration runs implementing xADC-based and pulser-based calibration loops
 - Monitoring capabilities
- It is a graphical interface
- Developed alongside the baseline NSW electronics NTUA/BNL firmware
- Hosted on NSWElectronics GitLab under <u>vmm_readout_software/</u>*



		VEF	RSO - dev			
Run Status Start Run Run # 0 (*) V Write Ntuple Write Raw VMM2 VMM3 L0 R/O DataFlow	Setup Config Output /Users/dantrim Comments					Ø UCLIVINE Ø University of California, Irvine Ø N.T.U. Athens BROOKHAVEN
Counters 0 Clear Triggers 0 Clear Hits 0 Event Stop -1 Event Stop -1 No Comm. Communication Establish Comms	Messages Message Reporting VERSO Info	Global Registers 1 Waiting for open co	Global Registers 2	Channel Registers	Calibration	Set IP
IPv4 192 168 0 2 # FEBs 1 Configure FEB Select All ▼ Configure VMM Ø 0 3 4 5 6 7 8 Select Ø 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						
6 24 Fixed Window Set CKTK & CKBC CKTK & CKBC Freq. (MHz) 7 40 Defaults CKTP Number of Pulses to Send -1 Skew (steps) Period 0 x 1ns 30000 x 200ns Width A x 500ns Defaults	Bottom FEC Response					Verbose
Defaults Set Monitor Sampling 50 Incidence Angle FPGA Reset VMM3 Hard Reset	Clear					

this is what it looks like when you start it up



• • •		VEF	ISO - dev			
Run Status Start Run Run # 0 \$ Vite Ntuple Write Raw VMM2 VMM3 L0 R/O DataFlow	Setup Config Output /Users/dantrim Comments					Ø University of California, Irvine University of California, Irvine N.T.U. Athens BROOKHAVEN
Counters 0 Clear Triggers 0 Clear Hits 0 No Comm. Event Stop -1 No Comm. Communication Establish Comms IPv4 192 168 2 # FEBs Configure FEB Select All Configure VMM 1 2 3 4 5 6 7 8 Select All Configure Mode Acquisition Acq On Acq Off Latency Mode Acquisition External Fixed Window Set Set CKTK & CKBC ACQ Off Set Set Set Set Set CKTK & CKBC CKTK Max CKBC Freq. (MHz) Defaults Defaults	Messages Message Reporting VERSO Info	Global Registers 1	Global Registers 2	Channel Registers	Calibration	Set IP
Number of Pulses to Send -1 (*) Skew (steps) Period 0 (*) x 1ns 30000 (*) x 200ns Width 4 (*) x 500ns Defaults Defaults Set Monitor Sampling 50 (*) Incidence Angle 0 (*) FPGA Reset VMM3 Hard Reset	Bottom FEC Response FEC respondent	nse is obsolete :)	use	at own	Verbose

useful messages appear here



run control





dataflow window

	VERSO - dev
Run Status Start Run Setup Run # 0 (a) Stop Ru Config V Write Newlow Write Newlow Calibration	Image: Second state Image: Second state<
" " " " " " " " " " " " " " " " " " "	Sters 1 Global Registers 2 Channel Registers Calibration Se IP
Event mapping, detector mapping)	VMM configuration file
Setup	
Output /Users/dantrim	
Comments	Ø
comment/text to store as a	file/dir look up
Tield Inside of KOOT n-tuple	set/enable verbose
location to dump output files	s Ø unset/disable
Monitor Sampling 50 (a) Incidence Angle 0 (a) FPGA Reset VMM3 Hard Reset	write config file

8

various top-level configuration parameters



• • 0	VERSO - dev
Run Status Start Run Run # 0 ♠ ✓ Write Ntuple VMM2 VMM3 L0 R/O DataFlow	Setup Image: Setup Config Image: Setup Config <td< th=""></td<>
Counters Triggers 0 Hits 0 Event Stop -1	Messages Global Registers (events) recorded Calibration Set IP Message Reporting Waiting for open communication with FEB VERSO Info Waiting for open communication with FEB Calibration Set IP
Open Compunication Establish Comms IPv4 192 168 0 2 # FEBs 1 Image: Configure FEB Select All Image: Configure Image: C	Counters 0 Clear Triggers 0 Clear Hits 0 No Comm.
Latency Mode Acquisition 0 x8.25ns Pulser ACQ On 65535 x8ns External ACQ Off # CKBC ART T/O 6 24 Fixed Window Set CKTK & CKBC CKTK & CKBC CKTK Max CKBC Freq. (MHz) 7 40 Defaults CKTP Number of Pulses to Send -1 1	# of events to record in the run (<0 = no limit) total # of unique VMM channel hits recorded
Skew (steps) Period 0 • x 1ns 30000 • x 200ns Width 4 • x 500ns Defaults Set Monitor Sampling 50 • Incidence Angle 0 • FPGA Reset VMM3 Hard Reset	FEC Response

sum totals





board and VMM selection + configuration



trigger settings and acquisition mode





FPGA clocks configuration



	VERSO - dev	
Run Status Start Run Run # 0 (*) V Write Ntuple Write Raw VMM2 VMM3 L0 R/O DataFlow	Setup Config Output /Users/dantrim Comments	Image: Second state of the second s
Counters 0 Clear Triggers 0 Clear Hits 0 Event Stop -1 Event Stop -1 No Comm. Communication Establish Comms IPv4 192 168 0 2 # FEBs 1	event sampling ra parameter (for send vmm-mon applicat	ate ling to tion)
Configure FEB Select All Configure VMM 1 2 3 4 5 6 7 8 VMM Image: Select Image:	Monitor Sampling Incidence Angle	
7 40 ■ Defaults CKTP Number of Pulses t Send -1 ● Skew (steps) Period 0 × 1ns 0 × 1ns 30000 × 200ns Width	Bottom FEC Response W.r.1	dent angle of detector t., e.g., beam (stored in output files)
Monitor sampling 50 • Incidence Angle 0 • FPGA Reset VMM3 Hard Reset	Clear	

miscellany



	VERSO - dev	
Run Status Start Run Run # 0 \$ V Write Ntuple Write Raw Monitor	Setup Image: Setup Config Image: Setup Output /Users/dantrim	Diversity of California, Irvine
Counters Triggers 0 Hits 0 Event Stop -1 DataFlow	Comments Messages Clobel Degisters 1 Global Registers 2 Channel Registers Calibration munication with FEB	Set IP
Communication Establish IPv4 192 168 0 2 # FEBs 1 Image: Configure FEB Select All Image: Configure Image: Configure <td>FPGA Reset VMM3 Hard Reset</td> <td></td>	FPGA Reset VMM3 Hard Reset	
Latency Mode Acquisition 0 x8.25ns Pulser ACQ On 65535 x8ns External ACQ Off # CKBC ACQ Off Fixed Window Set CKTK & CKBC CKTK & CKBC Set CKTK & CKBC 7 40 Defaults CKTP CKTP CKTA CKTA	send VMM hard reset command	Mataza
Number of Pulses to Send -1 Skew (steps) Period 0 x 1ns 30000 x 200ns Width 4 4 x 500ns Defaults Set Incidence Angle 0 FPGA Reset VMM3 Hard Reset	Bottom FEC Response	Verbose

resets



associated	bit		VERSO -	dev				LICImina	
names in-l	ine 📘							UCITVINE University of California, Irvine	
names in r	tr	im						N.T.U. Athens	
VMM2 VMM3 L0 R/O DataFlow	Comments						Ø	BROOKHAVEN	
Counters	Messages	Global Re	gisters 1	Global Registers 2	Channel Register	rs Calibra	ation	Set IP	
Triggers 0 Clear	Global Configuration	n Registers							
Hits 0 Event Stop -1 No Comm.	Test Pulse DAC [sdp10	300	Ch. Polarity [sp]	Negative -	Ch. Gain [sg]	3.0 mV/fC 💌 Pea	ak Time [st]	200 ns 💌	
Communication	Threshold DAC [sdt10]	300	Neighbor Logic [sn	g] Disabled 💌	TAC Slope Adj. [stc]	60 ns 💌 Sub	o-hysteresis [ssh]	Disabled •	
Open Communication Establish Comms	Leakage Curr. [slg]	Enabled -	An. Tristates [sdrv]	Disabled -	Dyn. Discharge [sfm]	Disabled 💌 Dis	. at Peak [sdp]	Disabled 💌	
IPv4 192 168 0 2 # FEBs 1 🜲	Monitor Multiplexing								
FEB Select All Configure	Ch. Monitor [sm5-sm0]	0 Monitor Mode [scmx] Enabled (Channel) Rout					ute to PDO Output [sbmx] Disabled -		
VMM 01 2 3 4 5 6 7 8	Analog Buffer								
Select D Mode Acquisition	TDO analog output [sbi	O analog output [sbft] Disabled PDO analog output [sbfp] Disabled					MO analog output [sbfm] Enabled		
0 x6.25ns Pulser ACQ On	ADC Enable) Enable							
65535 x8ns External ACQ Off CKBC ART T/O Eixed Window Set	6-bit mode [s6b]	it mode [s6b] Disabled 💌 8-bit mode [s8b] Enabled 💌 Hi. Res. (10-bit/8-bit) [s10b] Ena							
	Direct Timing Output								
CKTK Max CKBC Freq. (MHz)	Enable [sttt]	Disabled	🚽 Moo	le	TtP (Thresh-to-Pk)	▼ [stpp] 0	▼ [stot] (0 👻	
CKTP	Address in Real Time	(ART)							
Number of Pulses to Send -1 Skew (steps) Period	Enable ART [sfa]	Disabled	▼ Dete	ct Mode [sfam]	Timing at Threshold	•			
0 (x 6.25ns 30000 (x 200ns	ADC Conversion								
4 x 500ns Defaults	10-bit time [sc10b]	200 ns	▼ 8-bi	t time [sc8b]	100 ns	▼ 6-bit time [sc6b]	Low	•	
Defaults Set	Dual Clocks Enable Data [sdcks]	Disabled -	ART [sdcka]	Disabled -	6-bit [sdck6b]	Disabled 👻			
Monitor Sampling 50 🜲									
Incidence Angle 0									
FPGA Reset VMM3 Hard Reset									

VMM SPI configuration — global registers I panel



associated	bit	VER	SO - dev			
names in-l	ine	n				Ø UCIrvine University of California, Irvine N.T.U. Athens
VMM2 VMM3 L0 R/O DataFlow	Comments					Ø BROOKHAVEN
Counters	Messages	Global Registers 1	Global Registers 2	Channel Registers	Calibration	Set IP
Triggers 0 Clear	Global Configuration	Registers				
Hits 0 Event Stop -1 No Comm.	Direct Out I/Os [slvs]	Disabled •	ART flag sync. [ssart]	Disabled Skip Char	nnels 16-47 [s32]	Disabled •
Communication	Tail cancellation [stlc]	Disabled 💌	Fast recovery [srec]	Disabled	nape [sbip]	Disabled 💌
Open Communication Establish Comms	Auto-reset [stcr]	Disabled -	Reset at 6b compl. [sfrst]	Disabled Time ramp	p at thresh. [srat]	Disabled 💌
IPv4 192 168 0 2 # FEBs 1 🜲	100 Ohm SLVS Terr	mination				
FEB Select All Configure	On CKBC [slvsbc]	Disabled On CKTP [slv	stp] Disabled 🔻	On CKTK [slvstk] Disabled	On CKDT [slvs	dt] Disabled 🔻
VMM Ø • • • • • • • • • • • • • • • • • •	On CKART [sivsart]	Disabled On CKTKI [slv	vstki] Disabled 💌	On CKENA [slvsena] Disabled	▼ On CK6b [slvs/	6b] Disabled 🔻
Latency Mode Acquisition	LO					
Dead Time Pulser ACQ On 65535 x8ns External ACQ Off	L0 core [sL0ena]	Disabled (Reset)	Mixed signals in L0 [sL0enaV]	Disabled L0 BC offe	set [IOoffset] (0-409	5) (4060 🜲
6 24 Fixed Window Set	Ch. tagging BC offset [of	ffset] (0-4095) 0	Ch. tagging BC rollover [rollov	ver] (0-4095) 4095 🌲 Trig. wind	ow size [window] (0	-7) 7
CKTK Max CKBC Freq. (MHz)	Max hits per L0 [truncate	e] (0-63) 63 🌲	# L0 to skip on overflow [nskip	o] (0-127) 0 🚔 Clocks w/	L0 disabled [sL0ckt	test] Disabled 💌
CKTP Number of Pulses to Send -1	Invert BCCLK [sL0ckinv]] Disabled	Invert DCK [sL0dckinv]	Disabled BCID skip	[nskipm]	Disabled -
Skew (steps) Period 0 (*) x 6.25ns 30000 (*) x 200ns	Configuration Reset	t				
Width 4 x 500ns Defaults	Hard Reset [reset]	Disabled v				
Defaults Set						
Monitor Sampling 50 🜲						
Incidence Angle 0						
FPGA Reset VMM3 Hard Reset						

VMM SPI configuration — global registers II panel



associated	bit		VERS	SO - dev						1	
nomos in l	ina									<u>x</u>	UCIrvine
names in-i	ine	trim									N.T.U. Athens
VMM2 VMM3 L0 R/O DataFlow	Comments								×	x (BROOKHAVEN
	Messages	Global Regis	ters 1	Global R	egisters 2	Cha	annel Registers	Calibr	ation		Set IP
Triggers 0						_					
Hits 0	CH SC SL STH S	ST SM 0 mV 💌 SMD	0 🔻	0 🔻	• •	CH sc	SL STH ST SM	0 mV 🔻 SMX	0 💌	0	• 0 •
Event Stop -1 No Comm.	0	0 mV 🔻	0 🔻	0 🔻	0 🔻	32		0 mV 🔻	0 🔻	0	▼ 0 ▼
Communication	1	0 mV 🔻	0 -			33		0 mV 🔻		0	
Open Communication Establish Comms	3	0 mV V	0 +			35		0 mV 👻	0 -	0	
Open Communication Establish Commis	4	0 mV 🔻	0 🔻	0 🔻	0 🔻	36		0 mV 🔻	0 🔻	0	• 0 •
IPv4 192 168 0 2 # FEBs 1 🖨	5	0 mV 💌	0 🔻	0 🔻	0 🔻	37		0 mV 🔻	0 🔻	0	▼ 0 ▼
Configure	6	0 mV 💌	0 🔻	0 🔻	0 🔻	38		0 mV 🔻	0 🔻	0	
FEB Select All Configure	7	0 mV 👻	0 -			39		0 mV 👻		0	
VMM 2 1 2 3 4 5 6 7 8	9	0 mV 🔻	0 +		0 -	40		0 mV 💌	0 -	0 ,	▼ 0 ▼
Select	10	0 mV 💌	0 🔻	0 🔻	0 🔻	42		0 mV 💌	0 🔻	0	▼ 0 ▼
atency Mode Acquisition	11	0 mV 💌	0 🔻	0 🔻	0 🔻	43		0 mV 💌	0 🔻	0	
0 x8.25ns Pulser ACQ On	12	0 mV 💌	0 🔻	0 🔻	0 -	44		0 mV 💌	0 -	0	
65535 🔶 xBns External ACQ Off	13	0 mV 👻	0 -			45		0 mV V		0	
6 24 Fixed Window Set	15	0 mV 🔻	0 +		0 -	40		0 mV 💌	0 -	0 .	V 0 V
	16	0 mV 💌	0 🔻	0 🔻	0 🔻	48		0 mV 💌	0 🔻	0	▼ 0 ▼
	17	0 mV 💌	0 🔻	0 🔻	0 🔻	49		0 mV 💌	0 🔻	0	▼ 0 ▼
7 10 Defaults	18	0 mV 🔻	0 🔻	0 🔻	0 🔻	50		0 mV 🔻	0 🔻	0	
CKTP	19	0 mV v	0 -			51				0	
Number of Pulses to Send -1 🔶	20	0 mV V	0 +			53		0 mV 🔻		0	
Skew (steps) Period	22	0 mV 🔻	0 🔻	0 🔻	0 🔻	54		0 mV 🔻	0 🔻	0	• 0 •
0 (x 6.25ns 30000 (x 200ns	23	0 mV 💌	0 🔻	0 🔻	0 🔻	55		0 mV 🔻	0 🔻	0	▼ 0 ▼
4 a x 500ns Defaults	24	0 mV 🔻	0 🔻	0 🔻	0 🔻	56		0 mV 🔻	0 🔻	0	
	25	0 mV 💌	0 -		0 -	57		0 mV 👻	0 -	0	
Defaults Set	20		0 -			59		0 mV V		0	
	28	0 mV 🔻	0 -	0 🔻	0 🔻	60		0 mV 🔻	0 🔻	0	▼ 0 ▼
Monitor Sampling 50 🜲	29	0 mV 🔻	0 🔻	0 🔻	0 🔻	61		0 mV 🔻	0 🔻	0	▼ 0 ▼
Incidence Angle 0	30	0 mV 💌	0 🔻	0 🔻	0 🔻	62		0 mV 🔻	0 -	0	▼ 0 ▼
FPGA Reset	31	0 mV 🔻	0 🔻	0 🔻	0 🔻	63	الدارك بهريها	0 mV 🔻	0 🔻	0	
VINING RECEIVENT											

VMM SPI configuration — channel registers panel



	VERSO - dev
Run Status Start Run Run # 0 (a) Vite Ntuple Write Raw VMM2 VMM3 L0 R/O DataFlow	Setup Image:
Counters 0 Clear Triggers 0 Clear Hits 0 Event Stop -1 Event Stop -1 No Comm. Communication Establish Comms IPv4 192 168 0 2 # FEBs 1 Image: Configure FEB Select All Image: Configure Image: Configure Image: Configure Image: Configure VMM Image: Configure Image: Configure Image: Configure Image: Configure VMM Image: Configure Image: Configure Image: Configure Image: Configure VMM Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure <td< th=""><th>Messages Global Registers 1 Global Registers 2 Channel Registers Calibration Load Calibration Thresholds Calibration Scan Calibration Type XADC Non-xADC Object Selection Boards 1 VMMs 1 2 3 4 5 6 7 8 Channels Start 0 End 63 # # Samples 1000 # XADC Calibration Type Loop Threshold DAC Trim Step Range Start 0 End 31 # Step 1 Threshold DAC Threshold DAC Start 300 # End 300 # Step 50 # In Step Step 50 # Baselines Threshold DAC Start 300 # End 300 # Step 50 # Step 50 #</th></td<>	Messages Global Registers 1 Global Registers 2 Channel Registers Calibration Load Calibration Thresholds Calibration Scan Calibration Type XADC Non-xADC Object Selection Boards 1 VMMs 1 2 3 4 5 6 7 8 Channels Start 0 End 63 # # Samples 1000 # XADC Calibration Type Loop Threshold DAC Trim Step Range Start 0 End 31 # Step 1 Threshold DAC Threshold DAC Start 300 # End 300 # Step 50 # In Step Step 50 # Baselines Threshold DAC Start 300 # End 300 # Step 50 # Step 50 #
CKTK & CKBC CKTK Max CKBC Freq. (MHz) 7 10 ■ Defaults ● CKTP Number of Pulses to Send -1 Number of Pulses to Send -1 ● Skew (steps) Period ● 0 × 6.25ns 30000 × 200ns Width 4 × 500ns Defaults Defaults Set ● Monitor Sampling 50 ● Incidence Angle 0 ● FPGA Reset VMM3 Hard Reset	Loop © Custom Loop Gain (mV/fC) Start 3.0 v End 3.0 v End Sealines (N) Time Efficiency (Th.) Efficiency (Amp.) Efficiency (Amp.) Efficiency (Amp.) Theshold DAC Start 300 End 305 Step 1 me Step Start 300 End Sos Step Step 1 Start Sos Start Start Sos Start Start

calibration loop configuration panel



19

FEB IP configuration panel



Loading of the calibration loops is done within the VERSO calibration panel. When set, the next run will process these loops and build the calibration n-tuple.

Messages	Global Reg	gisters 1	Ĭ	Glo	bal Re	gister	s 2	Ĭ	Cha	nnel Re	gisters		Calibration	Set IP
ad Calibration														
hresholds													. Ø	0
											(~
libration Scan														
Calibration Type														
xADC	Non	-xADC												
Dbject Selection														
Boards 1 -	VMMs 1	2 3	4	5	6 7	7 8	8	Chan	nels	Start	0 🔶 En	d 63 🌲	# Samples	1000 🜲
ADC Calibration														
Туре	Loop										Sampling	Period	Manual	xADC Configuration
Threshold DAC	Trim Step Range	Start	0	÷ 1	End	31	Tel I	Step	1	-	10000			
Test Pulse DAC	Threshold DAC	Start	300		End	300		Step		50	(in 5ns	steps)		
Channel Trims	Test Pulse DAC	Start	300		End	300		Step		50				
Baselines														
Calibration														
Туре	Loop													
Custom Loop	Gain (mV/fC)	Start	3.0	-	End	3.0	-				Chan	Loop		
Baselines (E)	Peak Time (ns)	Start	200	-	End	200	-				Chan	Masking		
Baselines (N)	TAC slope (ns)	Start	60	-	End	60	-							
C) Time	TP Skew x 2ns	Start	5		End (5		Step	1					
Efficiency (In.)	BC Lat Step x6.25 ns	Start	0		End (0		Step	1	•				
C Eniciency (Amp.)	Threshold DAC	Start	230		End	230		Step	1	•				
	Test Pulse DAC	Start	300		End (305		Sten	4					



xADC based sampling

For sele	ected (bo	ard, chips	Analog buffers	alog signals VMM			
Calibration Type xADC Object Selection	Nor	-xADC				# samples to acquir	FPGA/SCA
Boards 1 -	VMMs 1	2 3 4 5	6 7	8 (Channels	Start 0 🔶 End 63 4	# Samples 1000 🜲
xADC Calibration							
Туре	Loop					Sampling Period	Manual xADC Configuration
Threshold DAC	Trim Step Range	Start 0 🔶	End 31	🍦 S	Step 1	▼ 10000 ♦	
Test Pulse DAC	Threshold DAC	Start 300	End 300	• S	Step 📃	50 (in 5ns steps)	
Channel Trims Baselines	Test Pulse DAC	Start 300	End 300) S	Step	50 🔶	xADC sampling rate

We can perform calibration routines to sample:

- I. Analog DAC levels (threshold and pulser)
- 2. Channel-by-channel threshold variations, stepping over the VMM threshold trimmer values
- 3. Channel baseline & noise levels

Output data is not standard VMM events but xADC samples

... + combinations of them



Pulser based sampling

For selected (board, chips, channels)...

ype	Loop										
 Custom Loop 	Gain (mV/fC)	Start	3.0	•	End	3.0	•				Chan Loop
Baselines (E)	Peak Time (ns)	Start	200	-	End	200	-				Chan Masking
Baselines (N)	TAC slope (ns)	Start	60	-	End	60	-				
) Time) Efficiency (Th.)	TP Skew x 2ns	Start	5	•	End	5		Step	1	٠	
Efficiency (In.)	BC Lat Step x6.25 ns	Start	0	٠	End	0	•	Step	1	٠	
Eliciency (Amp.)	Threshold DAC	Start	230	•	End	230		Step	1	•	
	Test Pulse DAC	Start	300		End	305		Step	1		

We can perform loops over the shown parameters. The quantity will be looped over if End != Start

Output from FEB is same format as VMM event data (we are using the internal pulser) but stored slightly differently for calibration analysis purposes

- mm 23
- For the test beam data taking and analysis we exercised much of the calibration
 - In the time leading up to the TB, the pulser-based calibration was totally overhauled
 - Pulser-based calibration module much more robust and efficient (smarter than previous handling)

		VEF	RSO - dev			
Run:8 ongoing Start Run Run # 8 (a) Vitte Ntuple Write Raw VMM2 VMM3 L0 R/O DataFlow	Setup Config Output Comments Run 0 commen	Desktop/CALIB_RUNS_OCT3 t: Calibration run (channel thresh	old scan)			Diversity of California, Irvine
	Messages	Global Registers 1	Global Registers 2	Channel Registers	Calibration	Set IP
Counters				-		
Triggers 0	Message Reporting					
Hits 0	VERSU INIO					
Event Oten	VERSO INTO VERSO INTO	Calibration type	BRATION run 8 ***			
Event Stop -1 0090	VERSO Info					
	VERSO Info	User comments: No	one			
Communication	VERSO Info			F1 1 (1 0(1 R)		
	VERSO INFO	Pulser calibration	progress update [1 / progress update [2 /	$51 \ (1.961 \ 6)$ $51 \ (3.922 \ 8)$		
Open Communication All Boards Allve	VERSO Info	Pulser calibration	progress update [3 /	51] (5.882 %)		
	VERSO Info	Pulser calibration	progress update [4 /	51] (7.843 %)		
IPV4 192 108 0 2 # FEBs 1 ₹	VERSO Info	Pulser calibration	progress update [5 /	51] (9.804 %)		
Configuro	VERSO INTO	Pulser calibration	progress update [7 /	$51 \ (13.73 \ \%)$		
Configure	VERSO Info	Pulser calibration	progress update [8 /	51] (15.69 %)		
FEB Select 1 Configure	VERSO Info	Pulser calibration	progress update [9 /	51] (17.65 %)		
	VERSO Info	Pulser calibration	progress update [10 /	51] (19.61 %)		
VMM 1 2 3 4 5 6 7 8	VERSO INFO	Pulser calibration	progress update [11 /	$51 \ (21.57 \ 8)$ $51 \ (23.53 \ 8)$		
Select 🖉 🔍 🔿 🔿 🕘 🕘 🔍	VERSO Info	Pulser calibration	progress update [13 /	51 (25.49 %)		
	VERSO Info	Pulser calibration	progress update [14 /	51 j (27.45 %)		
Latency Mode Acquisition	VERSO Info	Pulser calibration	progress update [15 /	51] (29.41 %)		
143 🌲 x6.25ns	VERSO Info	Pulser calibration	progress update [16 /	51] (31.37 %)		
Dead Time Pulser ACQ On	VERSO INFO	Pulser calibration	progress update [1/ /	51 (33.33 8) 51 (35 29 9)		
65535 🜲 x8ns External ACO Off	VERSO INFO	Pulser calibration	progress update [19 /	51 + (37.25 +)		
# CKBC ART T/O	VERSO Info	Pulser calibration	progress update [20 /	51] (39.22 %)		
6 1 24 Fixed Window Set	VERSO Info	Pulser calibration	progress update [21 /	51] (41.18 %)		
	VERSO Info	Pulser calibration	progress update [22 /	51] (43.14 %)		
CKTK & CKBC	VERSO Into	Pulser calibration	progress update [23 /	51 J (45.1 %)		
	VERSO INFO	Pulser calibration	progress update [24 /	51 (47.00 6) 51 1 (49.02 %)		
CKTK Max CKBC Freq. (MHz)	VERSO Info	Pulser calibration	progress update [26 /	51 1 (50.98 %)		
7 🜲 40 💌 Defaults	VERSO Info	Pulser calibration	progress update [27 /	51] (52.94 %)		
	VERSO Info	Pulser calibration	progress update [28 /	51] (54.9 %)		
CKIP						
						Maula a a a

Channel Threshold Equalization

ullet

- Before initial data taking, we performed the channel threshold trimmer calibration in order to equalize the channel-by-channel response
- This is an xADC based sampling procedure that steps through the channel trimmer settings for each channel and measures the threshold with N samplings per setting



25

As we step through the trimmers, we vary each channel's threshold and get a measure of the overall channel trim range



The channel-by-channel threshold variation is "equalized" by a max voting procedure:

- I. For all loaded boards, chips, channels, determine the threshold (mV) ranges accessible
- 2. Find the threshold (mV) that is attainable by the maximum number of VMM channels
- 3. For each VMM channel, find the trimmer setting that gets that channel closest to that "max-voted" threshold
- 4. Store these trimmer settings (at per chip, per board, and "global" granularity)



Channel Threshold Equalization





divergent trims removed prior to all equalization

Use the xADC to sample the channel input baselines and noise

Procedure:

- I. For each board and chip, sample each channel's input level with the xADC
- 2. Perform a gaussian fit of the samples per channel: mean is taken as that channel's baseline, width is taken as the channel noise





28



Use the xADC to sample the DAC levels

Procedure:

- I. Step through the VMM DAC values (pulser and/or threshold)
- 2. At each DAC, sample the DAC levels with the xADC
- 3. From fit, determine conversion constants to absolute scale



Channel Gain and Pedestal Measurement



Pulser-based calibration to measure channel-by-channel variation in gain and PDO pedestal





Pulser-based calibration to measure channel-by-channel variation in gain and PDO pedestal for offline correction of the data

Procedure:

- I. Step through pulser DAC values
- 2. At each DAC collect N samples per channel
- 3. From linear relation between PDO and DAC, get gain curve and pedestal parameters





CKTP (test pulse) skewing

- I. Skew the CKTP relative to CKBC in known time steps
- 2. From relation between TDO and known time delay, obtain conversion from TDO ADC counts to ns





CKTP (test pulse) skewing

- I. Skew the CKTP relative to CKBC in known time steps
- 2. From relation between TDO and known time delay, obtain conversion from TDO ADC counts to ns





CKBC Latency Delays

- I. Configure the VMM to be run in "Fixed Window" mode (i.e. TAC ramp has a fixed latency)
- 2. TAC ramp stops at next falling edge of CKBC after peak found in "Fixed Window" mode we set CKBC low after signal crossing until the fixed latency is reached, and throw (a configurable # of) CKBC signals to stop the TAC
- 3. From relation between TDO and the known BC latency steps, obtain conversion between TDO and time as well as possible methods for TDO ADC pedestal measurement







CKBC Latency Delays

- I. Configure the VMM to be run in "Fixed Window" mode (i.e. TAC ramp has a fixed latency)
- 2. TAC ramp stops at next falling edge of CKBC after peak found in "Fixed Window" mode we set CKBC low after signal crossing until the fixed latency is reached, and throw (a configurable # of) CKBC signals to stop the TAC
- 3. From relation between TDO and the known BC latency steps, obtain conversion between TDO and time as well as possible methods for TDO ADC pedestal measurement



With this method we can achieve many more (higher quality) measurements and can obtain a measure of the pedestal

Two pedestal measures: y-intercept of linear fit and/or constant fit in "flat" region



CKBC Latency Delays

Having the pedestal correction proved useful during the test beam analysis, where we saw channel-by-channel pedestal variations in the TDO





CKBC Latency Delays

The conversion constants are different for different TAC slopes (of course) We also saw/see dependence of the TDO pedestals on the TAC



Calibration Overview

- All of these calibration analysis procedures are implemented in the software package <u>vmm_calibration_software/</u> (except for CKTP skewing timing calibration) and run on the calibration n-tuples produced by VERSO
- All of the plots (and more) shown here are produced in this package, as well as the calibration parameters being stored in text/XML for later use in analysis/data taking
 - e.g. Channel trimmer calibration can be loaded into VERSO and during VMM configuration, each VMM and board will be configured with its chosen & equalized trimmer settings
 - Will work to incorporate the other calibration data (e.g. DAC + baseline calibration) into VERSO, though much is for off-line analysis

	Load Calibration																																			
	Th	resho	olds	•		W/m	/mycalib/vmm_calibration_software/build/trims_test/data_230/channel_trims_data_GLOBAL_230.xml 📄 🛃 🖉 🔍																													
/ERSC /ERSC /ERSC /ERSC	<pre>) Info Setting threshold calibration file to: /Users/dantrim/workarea/NSW/mycalib/vmm_calibration_software/build/trims_test/data_230/channel_trims_data_GLOBAL) Info</pre>																																			
CE	IP: IP	192 7 -	2.1	68.0 0 1 3 16 2 33 0 14	2 13 34 31	3 27 35 24	4 20 36 0	5 10 37 14	6 31 38 5	7 6 39 23	8 30 40 31	9 30 41 31	10 31 42 4	11 17 43 23	12 13 44 31	13 0 45 10	14 16 46 21	15 12 47 25	16 18 48 10	17 31 49 28	18 31 50 31	19 20 51 16	20 13 52 0	21 19 53 31	22 18 54 24	23 31 55 27	24 27 56 31	25 16 57 25	26 30 58 12	27 26 59 31	28 12 60 16	29 3 61 21	30 16 62 29	31 31 63 25		