Project

General

Profile

August 29th 2024 » History » Version 1

Alexandre Camsonne, 08/29/2024 01:49 PM

1 1 Alexandre Camsonne
h1. August 29th 2024
2
3
*VMM
4
**design for power card  
5
**GBT ? Ethernet need some power
6
**no redundant logic 
7
**fiber optic transceiver - or copper 
8
** no redundancy - might need to reload FPGA 
9
** VTR+ : cannot get anymore  - lpGBT + VTR+ - 
10
** software for triple redundancy - need to check - some tools exist in Vivado - moves logic in different area of chips - Need to look for 
11
Radhard FPGA : cost around 10 K$  
12
**bPol can operate in magnetic field and rad hard
13
**VMM need to test with 10 bit - can still be layout issue of prototype ?
14
**L0 trigger working to be tested
15
**will work with detector group to take cosmics for 10 bit
16
**might need to redo 10 bit from eval board for signal to noise, Shifa trying to use the evaluation to test VMMs, now with socket. Issue with evaluation card. In contact with Georges, plan to borrow evaluation card again. Get few chips tested by Georges.
17
** linux VM had issue, running from linux machine
18
** prototype with socket not working : might need to be tightened more
19
20
*Salsa
21
**SAMPA : maximum rate maybe around 1 to 2 MHz ? with old shaping, new V5 with 50 ns
22
23
*SoLID : racks from CDet will be moved to ESB
24
**laser box moved from TEDF to EEL 124 second floor - could be used to test PMTs in addition to detector group setup
25
**RICH dark box : Valery in charge of system
26
**mirror from small Cerenkov was taken out, at DSG doing reflectivity test, still need to be tested down to 200 nm