Project

General

Profile

June 4th 2020 » History » Revision 2

Revision 1 (Alexandre Camsonne, 06/04/2020 02:43 PM) → Revision 2/4 (Alexandre Camsonne, 06/04/2020 03:14 PM)

h1. June 4th 2020 

 *Updates 
 **VMM3 Ed :  
 ***Options 1 for VMM3 readout, 4 chip per FPGA, use Felix and ROC 
 ***Option 2 : 2 VMM to FPGA board, no Felix required, FPGA board exist