Project

General

Profile

Actions

November 12th 2020
  • Updates
    • VMM3
      • Ed developing VHDL code to readout the eval board. Expect to be able to read beginning of December
      • will interface ethernet code
      • Jeff working on layout
      • document on Micromegas Card with information for layout and work on noise
      • Discussion of VMM3 - 16 mV maximum gain - for 100 k electrons and 20 k electrons - 100 K$ to modify the chip -
      • will scale code from eval board to 128 channels and design triple design TMR for SEU - question from Ben , need to look for a compiler which supports TMR
    • APV25
      • done with APV update, done with simulation for testing with SSP - after will start FADC VXS - can use
      • estimate delivery mid december
    • UMass
      • added missing files - CODA has issues starting VTP ROC - Bryan looking into it
    • ASOC
      • spare working - can see
    • ECAL
      • need to find 80/20 frame for holding detector and trigger scintillator - need table with 4 layers - Jixie ordering with machine shop - Will check with Jessee
      • connected Shashlyk to PMT and HV - can see signals
      • form for Fermilab test beam

  • preRD quaterly report

Updated by Alexandre Camsonne over 3 years ago · 2 revisions