Project

General

Profile

Actions

September 15th 2022
Updates VMM
*second QSFP working, second board can be used
*Ben will help debugging second board
*cannot generate pile-up with internal pulser
*could use steps generator
*Xinzhan has readout and decoding programs
**LV rad hard : layout guidelines for bPol

updates MAROC
*board and LV ready
*SSP board pushed in and fiber connected
*should see 192 signal
**hardware ready waiting for library to install
  • still working on merging libraries

ECal
*Getting CAEN FADC

Updated by Alexandre Camsonne 3 months ago · 1 revisions