Project

General

Profile

September 23rd 2021 » History » Version 3

Alexandre Camsonne, 09/23/2021 03:28 PM

1 1 Alexandre Camsonne
h1. September 23rd 2021
2
3
*Updates
4 2 Alexandre Camsonne
** VMM
5 3 Alexandre Camsonne
***power board being assembled
6
***FPGA boarded reviewed and some correction done
7
***Acquired supply for testing
8
***Ben has software to readout the 12 channel board : need to get together with Xinzhan, Ben and Ed to setup software
9
***Xinzhan setting up GEM in test lab - make sure prototype works
10
***
11 2 Alexandre Camsonne
** FADC trigger UMass
12 3 Alexandre Camsonne
***Test lab 2 VXS crates with 1 VTP each and 1 FADC connected by fiber
13
***Ben got started on clustering with two crates
14
***still need to get started
15
16
*