Project

General

Profile

April 22nd 2021 » History » Version 3

Alexandre Camsonne, 04/22/2021 03:23 PM

1 1 Alexandre Camsonne
h1. April 22nd 2021
2 2 Alexandre Camsonne
* Updates
3
** VMM
4 3 Alexandre Camsonne
*** FPGA bought from Newark, were delivered, other chips ordered but have not came in yet
5
*** Firmware development : positive results for 128 channels with gigabit ethernet, looking at GBT data path
6
*** Jeff going back to VMM prototype board
7
*** George agreed to loan and ship VMM test board : eval board same that we have with a chip socket, different firmware and software. Cannot test direct path though . Though few failures of direct output if chip pass test with this board.
8
*** How big is BGA socket for VMM ?
9
*** need to get firmware and software to setup and practice
10
*** estimate prototype board ? ~10 layers 
11
*** list of parts to Nilanga 
12 2 Alexandre Camsonne
** APV
13 3 Alexandre Camsonne
*** still looking at APV noise issue - testing with Ben, MPD might add to the noise - ordered filter to see if it can reduce the noise
14
*** MPD resistors 1.25 V line added, helps but not good enough
15
*** did test with small GEM : same behavior as large one but noise fluctuations small. Common noise same for small and big - will try copper shielding to see if that helps 
16
*** Paolo looking at fixing design of MPD and small production of 5 MPDs
17 2 Alexandre Camsonne
** FADC
18 3 Alexandre Camsonne
*** Dave Abbott has VTP readout running with TI, with FADC next
19 2 Alexandre Camsonne
** UMass test stand
20 3 Alexandre Camsonne
*** Ben helped debugging cluster finding algorithm. Successfully compiled. Project next week to test
21
*** Asymmetry : function generator method works, second method with happex timing board need to be tested
22
**AARDVARC received
23
24
*Next week streaming readout workshop