Project

General

Profile

August 13th 2020 » History » Version 1

Alexandre Camsonne, 08/13/2020 03:36 PM

1 1 Alexandre Camsonne
h1. August 13th 2020
2
*Updates
3
**VMM3 
4
***Jeff working on  routing
5
***Evaluation board : no clock signal for FPGA readout, option of external clock using CTF board but no CTF board available, send clock from GPVMM to our FPGA on uHDMI, picked FPGA eval board will use FMC connector - need order hardware - could use pulse generating for SAMPA to pulse the input
6
***discuss with Jinhuang Hwang Michigan about TDS (about 100 K$ to total 250 K$) , and ROC designer , TDS high speed serialization
7
***Alexandre powered eval board - still need to configure to get trigger - will get instructions from Ed
8
**FADC VTP readout : switching 
9
**MPD : setup used in clean room, might try to setup INFN cleanroom, rate tests, problem worse when buffering, will try 1.25 
10
**ASOC : board powered
11
**UMAss : computer received, VXS
12
*VXS crate
13
*MAROC INFN : in ESB, setting up CODA
14
15
**VMM order :  need to check testing 
16
17
**Next week : 3 days - 
18
              remote power - 
19
              3.3 V - Artix  - 12 V DC - Remote sensing supplies -