Project

General

Profile

August 20th 2020 » History » Version 7

Alexandre Camsonne, 08/20/2020 03:28 PM

1 1 Alexandre Camsonne
h1. August 20th 2020
2 3 Alexandre Camsonne
* Updates
3
** VMM3
4
*** Ed talking with Jeff for packaging, might choose bigger packaging for FPGA for convenience for routing
5 5 Alexandre Camsonne
*** BNL order is in so chip will be ordered soon
6
*** ATLAS testing setup could be borrowed or someone could go to CERN
7 4 Alexandre Camsonne
*** Install VMM3 eval board with linux : managed to get data in ART mode
8 3 Alexandre Camsonne
!https://redmine.jlab.org/attachments/download/1043/amp33.gif!
9 6 Alexandre Camsonne
!https://redmine.jlab.org/attachments/download/1044/amp29.gif!
10 7 Alexandre Camsonne
*** make adapter tp plug detector to test board with direct outputs
11 1 Alexandre Camsonne
12 7 Alexandre Camsonne
**MPD 
13
*** Ben has access to clean room on week-end - was able to test at 1.25 Gbps seems stable - limit trigger to 2.7 kHz 6 samples 15 APV - need longer stability testing
14
*** need set up INFN clean room - will try today or tomorrow - for next week
15
*** few issues with MPD / CODA , Bryan will help , new procedure relies on new driver - need to know where config files are
16
17
*UMass test setup  ongoing
18
**Need connector to VTP, could ship one from Ben