Project

General

Profile

August 27th 2020 » History » Version 1

Alexandre Camsonne, 08/27/2020 03:36 PM

1 1 Alexandre Camsonne
h1. August 27th 2020
2
*Updates
3
**APV25 optical link : testing at lower rate 1.25 Gb/s, system more stable , need longer testing
4
    VXS crate  with SSP, need to check CPU and add network switch to be able to power cycle crates
5
6
**VMM3 : 
7
***prototype : progress from Jeff , routing ongoing, need way to be able to repgrogram FPGA, GBT SCA part of frame dedicated to slow control, and can be used to control JTAG port. GBT has I2C but will use 
8
***connection to FPGA eval board to look at direct output. Ed found a FMC breakout board should arrive next week.
9
Some code available to interface to gigabit board
10
***BNL order in , procurement put a PO and 
11
*** need ask to Vinnie information about the test setup 
12
*** cannot operate evaluation board : might have overheated or lost firmware - will try to reflash firmware - need to check if it needs a fan for longer operation -  Ed checking the firmware compatible with second board
13
14
**MAROC : Zhiwen able to look at MAROC scalers. Bryan set up software. Issue with TI most likely wrong settings
15
16
**UMass test stand : Hanjie working  with Bryan setting up VTP, she received cable from Ben. VME CPU error could not find hostname, looking a parameter setup
17
18
**ASOC: still cannot get trigger, will meet with NALU Friday at 1 PM
19
20
*Start writing  second quarterly report : try have draft by Monday