Project

General

Profile

February 4th 2021 » History » Version 5

Alexandre Camsonne, 02/04/2021 03:40 PM

1 1 Alexandre Camsonne
h1. February 4th 2021
2
3
*Updates
4
** VMM
5 4 Alexandre Camsonne
*** gigabit ethernet working, data generated and sent through interface, next step hook up VMM evaluation board as data source - need phase adjustement between VMM and FPGA board - next step use pulse generator to feed VMM and use trigger to trigger FPGA board - finally plug GEM to board and use cosmic ray setup - setting up GEM in test lab so can look with source - 
6
*** scaling from 12 to 128 using same gigabit ethernet for now 
7
*** prototype board should be close to ready be end of February
8 1 Alexandre Camsonne
*** test board INDRA
9 2 Alexandre Camsonne
!https://redmine.jlab.org/attachments/download/1184/pdi_channel_run23.gif!
10 3 Alexandre Camsonne
!https://redmine.jlab.org/attachments/download/1185/lego_zoom_23.gif!
11 5 Alexandre Camsonne
***need to look a GEM and connector mapping 
12
**MPD APV : progress on VTP code - still need to run simulation - need to add the TI to the simulation for ROC readout - will test bandwidth after simulation done 
13
**UMass test stand : working on cluster finding simulation in Vivado - received 10 gig adapter - will install this week 
14
** ASOC : plugged to detector - can recorded  pulses - setting detectors in test lab for cosmics trigger 
15
*SD board order : quote requested last week 
16
*VXS crates for SoLID preRD - will be move to room 126 
17
*Xinzhan got zero supression and common mode subtraction working - one bug fixed by Ben
18
*some plots from APV : noise in APV maybe coming from trigger - don't see in VME readout - might need to adjust trigger - might put 20 us - CMS rejected trigger - MPD bug in buffered in VME ( counter not incrementing/decrementing if trigger hspprns during readout ) , fixed in optical readout