Project

General

Profile

Actions

July 2nd 2020 » History » Revision 11

« Previous | Revision 11/14 (diff) | Next »
Alexandre Camsonne, 07/02/2020 03:21 PM


July 2nd 2020

Updates
*VMM3 : Jeff still working - Neigbhoring channel readout : CERN mapping is different with UVA - UVA is mapped one to one so should work and easy to implement - Radiation tolerance of FPGA : rad hardness for SEL (latchup) up to few 100 krads ( space grade 300 krad ) new FPGA, can design for SEU - support chip rad hardness : DC converter / regulator - 300 krad 5 K$ - regular around 100 $ : data for different experiment , might be able to handle radiation needed - avoid FET based regulator and use bipolar - can supply low voltage directly ( but trickier ) - checking parts which could work

Rad hard FPGA have built-in error correction and more immune to cell SEU

Use 4 bit serial ( 1 bit serial at 70 MHz ) to reload faster - If have GBT, reserve some line for JTAG (GBT full duplex - and has SPI and I2C already )

Updated by Alexandre Camsonne over 2 years ago · 11 revisions