June 18th 2020 » History » Version 2
Alexandre Camsonne, 06/19/2020 10:54 AM
1 | 1 | Alexandre Camsonne | h1. June 18th 2020 |
---|---|---|---|
2 | |||
3 | 2 | Alexandre Camsonne | * Updates |
4 | ** VMM3 : Ed and Jeff working on the layout, good progress for front end and FPGA backend |
||
5 | Output of VMM3 SLVS, not supported natively by FPGA but work around. |
||
6 | People are back at the lab, work ongoing. |
||
7 | 10 gigE possible, might use 1 gigE copper first for lower rate applications |
||
8 | Bryan fixed VMM software, will test next Moday |
||
9 | Nilanga mentionning UV SBS chamber, could consider using VMM3 for read out during SBS ( next year ) |
||
10 | Distance and radiation profile to check |
||
11 | Test |
||
12 | Existing boards that could be used to look at direct output of eval boards |
||
13 | |||
14 | |||
15 | |||
16 | |||
17 | *APV25 : Danning : still testing - lower fiber speed firmware to check if stability improves - Ben wants to monitor the jitter of optical link - might be MPD jitter of optical signal which could generate errors - might need switch clock to improve if that is the case. Option to use external clock input/output . Need to have clock in a TDC for jitter correction ? |
||
18 | If TI used to distribute clock, can use time stamp. prescaled RF in TDC needed too. |
||
19 | |||
20 | Plan to send TI/TS clock to MPD - though clock will be 41.666 MHz instead of 40 MHz - Better test early to see if that works - |
||
21 | this was used during HPS - could use NIM modules or daisy chain for clock distribution - can compare the measurememt from phase with respect to clock - |
||
22 | |||
23 | |||
24 | |||
25 | 1 | Alexandre Camsonne | |
26 | *Cerenkov SoLID test 2nd run |