Project

General

Profile

June 4th 2020 » History » Version 2

Alexandre Camsonne, 06/04/2020 03:14 PM

1 1 Alexandre Camsonne
h1. June 4th 2020
2
3
*Updates
4 2 Alexandre Camsonne
**VMM3 Ed : 
5
***Options 1 for VMM3 readout, 4 chip per FPGA, use Felix and ROC
6
***Option 2 : 2 VMM to FPGA board, no Felix required, FPGA board exist