Project

General

Profile

Actions

June 4th 2020 » History » Revision 3

« Previous | Revision 3/4 (diff) | Next »
Alexandre Camsonne, 06/04/2020 03:15 PM


June 4th 2020

Updates
*VMM3 Ed :
  • Options 1 for VMM3 readout, 4 chip per FPGA, use Felix and ROC
  • Option 2 : 2 VMM to FPGA board, no Felix required, FPGA board exist
  • Option 2 most straightforward

Updated by Alexandre Camsonne over 4 years ago · 3 revisions