November 12th 2020 » History » Version 2
Alexandre Camsonne, 11/12/2020 03:30 PM
1 | 1 | Alexandre Camsonne | h1. November 12th 2020 |
---|---|---|---|
2 | * Updates |
||
3 | 2 | Alexandre Camsonne | ** VMM3 |
4 | *** Ed developing VHDL code to readout the eval board. Expect to be able to read beginning of December |
||
5 | *** will interface ethernet code |
||
6 | *** Jeff working on layout |
||
7 | *** document on Micromegas Card with information for layout and work on noise |
||
8 | *** Discussion of VMM3 - 16 mV maximum gain - for 100 k electrons and 20 k electrons - 100 K$ to modify the chip - |
||
9 | *** will scale code from eval board to 128 channels and design triple design TMR for SEU - question from Ben , need to look for a compiler which supports TMR |
||
10 | ** APV25 |
||
11 | *** done with APV update, done with simulation for testing with SSP - after will start FADC VXS - can use |
||
12 | *** estimate delivery mid december |
||
13 | ** UMass |
||
14 | *** added missing files - CODA has issues starting VTP ROC - Bryan looking into it |
||
15 | ** ASOC |
||
16 | *** spare working - can see |
||
17 | ** ECAL |
||
18 | *** need to find 80/20 frame for holding detector and trigger scintillator - need table with 4 layers - Jixie ordering with machine shop - Will check with Jessee |
||
19 | *** connected Shashlyk to PMT and HV - can see signals |
||
20 | *** form for Fermilab test beam |
||
21 | 1 | Alexandre Camsonne | |
22 | * preRD quaterly report |