Project

General

Profile

September 3rd 2020 » History » Version 3

Alexandre Camsonne, 09/03/2020 05:11 PM

1 1 Alexandre Camsonne
h1. September 3rd 2020
2
3 2 Alexandre Camsonne
* Updates
4 3 Alexandre Camsonne
** VMM3
5
*** Progress with Jeff, almost done with schematics ( 8 layers 1 mm pitch FPGA ), still tweaking taking Ben and William feedback, Oscillator to be chosen for ethernet, could use clock from GBT link.
6
*** Parts in for evaluation board, eval board powered up - need ribbon cables made to connect to eval board -
7
*** Possible test : could borrow gas system and HV if needed
8
*** VMM3 eval board : reloaded firmware and board operating correctly, might be pull up resistor which has issues
9
**** test external trigger : did not work but might miss jumper
10
**** trying different integration time : for 200 ns 100 ns, no trigger 50 ns ans 25 ns with pulser, need to understand threshold setting                      
11 1 Alexandre Camsonne
12 3 Alexandre Camsonne
** APV25 : 
13
*** INFN : sbs-aonl account created on all computers triton atedf3 sbsvme20 - readout list need to be adapted -
14
MPD setup using VME. Issues with configuration with optical - plan to do with VME 
15
16
17
** ASOC : met with Hawai people , still issues, might be hardware, discussion for having a spare
18
 
19 2 Alexandre Camsonne
* FNAL test beam
20 3 Alexandre Camsonne
** possible beam test at FNAL : December 9th and 16th - 12 hours beam every day - expect 2 days to setup system
21
** Manpower : Jixie taking lead and willing to drive
22
** FNAL MWPC separate DAQ - need to bring DAQ for our detectors
23
** Xinzhan could help for Fermilab setup , Kondo could be interested - one week before beam test would be safe
24
** DAQ system : 4 modules + 3 preshower = minimum 6 channels - scintillator trigger ?  Need to look for scintillator trigger : at least 
25
2 weeks for testing at JLab
26
** lead plate 6 or 7 mm ? 1 or 2 radiation length - need to check if there are issues to lead loaning and with Fermilab if safety issues
27
28
29
*Write-up
30
** text from Ed and Ben
31
** Alex working on draft for Friday
32
33
34
*Nilanga : mention PRAD2 and LAD with large area GEMs, opportunity to test VMM3 
35
   20 000 channels  
36
   2 wafers = 200 chips = 12 000 channels
37
   2 years or more - hit rate low ( Hall B ) - if use GBT trigger and clock  but need FELIX boards for readout
38
if read with Ethernet need clock and trigger to be developped - 1 GBT for 2 VMM - one FELIX 48 low rate links
39
 GBT is in initial design. Ed has a few GBT and GBT SCA left but need to get more. GBT 40 to 50 $ and optical
40
250 $ - 300 $ per board - could lower cost with more VMM per boards 
41
42
*Xinzhan waiting for paperwork, might be ready mid September
43
44
*SBIR opportunity for GEM ?
45
46
* 
47
48
49
50
51
 
52
53
54
55
56
57