Project

General

Profile

June 4th 2020 » History » Version 4

Alexandre Camsonne, 06/04/2020 04:06 PM

1 1 Alexandre Camsonne
h1. June 4th 2020
2
3
*Updates
4 2 Alexandre Camsonne
**VMM3 Ed : 
5 3 Alexandre Camsonne
*** Options 1 for VMM3 readout, 4 chip per FPGA, use Felix and ROC
6
*** Option 2 : 2 VMM to FPGA board, no Felix required, FPGA board exist
7
*** Option 2 most straightforward
8 4 Alexandre Camsonne
9
10
**APV25 : New firwmware - still debugging - now close to stable - need rate testing and zero supression - eventually 
11
**VTP adapter board : start next week
12
**FADC VTP readout : ongoing